

# UTILITY PATENT APPLICATION TRANSMITTAL

## (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.  
87552.97R399A/SE906D

Total Pages in this Submission

### TO THE ASSISTANT COMMISSIONER FOR PATENTS

Box Patent Application  
Washington, D.C. 20231

Transmitted herewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent application for an invention entitled:

**BONDED WAFER WITH METAL SILICIDATION**

and invented by:

Jack H. Linn, Robert K. Lowry, George V. Rouse and James F. Buller

If a **CONTINUATION APPLICATION**, check appropriate box and supply the requisite information:

☒ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No.: 08/681,038

Which is a: (Please refer to specification)

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No.: \_\_\_\_\_

Which is a:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No.: \_\_\_\_\_

Enclosed are:

#### Application Elements

1. ☒ Filing fee as calculated and transmitted as described below
2. ☒ Specification having 16 pages and including the following:
  - a. ☒ Descriptive Title of the Invention
  - b. ☒ Cross References to Related Applications (if applicable)
  - c. ☐ Statement Regarding Federally-sponsored Research/Development (if applicable)
  - d. ☐ Reference to Microfiche Appendix (if applicable)
  - e. ☒ Background of the Invention
  - f. ☒ Brief Summary of the Invention
  - g. ☒ Brief Description of the Drawings (if drawings filed)
  - h. ☒ Detailed Description
  - i. ☒ Claim(s) as Classified Below
  - j. ☒ Abstract of the Disclosure

# UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.  
87552.97R399A/SE906D

Total Pages in this Submission

## Application Elements (Continued)

3. ☒ Drawing(s) (when necessary as prescribed by 35 USC 113)
- a. ☒ Formal                      Number of Sheets 8
- b. ☐ Informal                      Number of Sheets \_\_\_\_\_
4. ☒ Oath or Declaration
- a. ☐ Newly executed (original or copy)                      ☐ Unexecuted
- b. ☒ Copy from a prior application (37 CFR 1.63(d)) (for continuation/divisional application only)
- c. ☒ With Power of Attorney                      ☐ Without Power of Attorney
- d. ☐ DELETION OF INVENTOR(S)  
Signed statement attached deleting inventor(s) named in the prior application,  
see 37 C.F.R. 1.63(d)(2) and 1.33(b).
5. ☐ Incorporation By Reference (usable if Box 4b is checked)  
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied  
under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby  
incorporated by reference therein.
6. ☐ Computer Program in Microfiche (Appendix)
7. ☐ Nucleotide and/or Amino Acid Sequence Submission (if applicable, all must be included)
- a. ☐ Paper Copy
- b. ☐ Computer Readable Copy (identical to computer copy)
- c. ☐ Statement Verifying Identical Paper and Computer Readable Copy

## Accompanying Application Parts

8. ☒ Assignment Papers (cover sheet & document(s)) **\*\*Copy of previous application Assignment  
of Record to Harris Corporation\*\***
9. ☐ 37 CFR 3.73(B) Statement (when there is an assignee)
10. ☐ English Translation Document (if applicable)
11. ☐ Information Disclosure Statement/PTO-1449                      ☐ Copies of IDS Citations
12. ☐ Preliminary Amendment
13. ☒ Acknowledgment postcard
14. ☒ Certificate of Mailing

☐ First Class                      ☒ Express Mail (Specify Label No.): EL2251923A86US

# UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.  
87552.97R399A/SE906D

Total Pages in this Submission

## Accompanying Application Parts (Continued)

15. ☐ Certified Copy of Priority Document(s) (if foreign priority is claimed)

16. ☐ Additional Enclosures (please identify below):

## Fee Calculation and Transmittal


### CLAIMS AS FILED

For	#Filed	#Allowed	#Extra	Rate	Fee
Total Claims	18	- 20 =	0	x \$18.00	\$0.00
Indep. Claims	3	- 3 =	0	x \$78.00	\$0.00
Multiple Dependent Claims (check if applicable) <input type="checkbox"/>					\$0.00
BASIC FEE					\$760.00
OTHER FEE (specify purpose)					\$0.00
TOTAL FILING FEE					\$760.00

- ☒ A check in the amount of \$760.00 to cover the filing fee is enclosed.
- ☒ The Commissioner is hereby authorized to charge and credit Deposit Account No. 10-0223 as described below. A duplicate copy of this sheet is enclosed.
- ☐ Charge the amount of as filing fee.
- ☒ Credit any overpayment.
- ☒ Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17.
- ☐ Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.311(b).

Dated:

CC:

  
Signature  
Thomas R. FitzGerald, Esq.  
Registration No. 26,730  
JAECKLE FLEISCHMANN & MUGEL, LLP  
39 State Street  
Rochester, New York 14614  
Telephone: (716) 262-3640  
Fax: (716) 262-4133

## BONDED WAFER WITH METAL SILICIDATION

### Cross-Reference to Related Applications

This application is a continuation of U.S. Application Serial No. 08/915,841, filed August 21, 1997; which is a continuation of U.S. Application Serial No 08/681,038, abandoned; which is a division of U.S. Application Serial No. 08/351,933, filed December 8, 1994, now U.S. Patent No. 5,569,620; which is a continuation of U.S. Application Serial No. 07/939,786, filed September 3, 1992, now U.S. Patent No. 5,387,555, the disclosures of which are incorporated herein by reference.

This application is also a continuation of U.S. Application Serial No. 07/834,439, filed February 12, 1992, now U.S. Patent No. 5,266,135; U.S. Application Serial No. 07/921,197, filed July 28, 1992, now U.S. Patent No. 5,362,667; and U.S. Application Serial No. 08/430,312, filed April 28, 1995, now U.S. Patent No. 5,849,627, the disclosures of which are incorporated herein by reference.

### Field of the Invention

The present invention relates to electronic integrated circuits and methods of fabrication, and, more particularly, to dielectrically isolated semiconductor integrated circuits and related fabrication methods.

### Background of the Invention

Integrated circuits fabricated in silicon-on-insulator substrates offer performance advantages including freedom from latchup for CMOS structures, high packing density, low parasitic capacitance, low power consumption, radiation hardness, high voltage operation, and the possibility of three dimensional integration. Indeed, isolation trenches extending through the silicon layer down to the insulation provide a simple approach to dielectric isolation of integrated circuit devices. The sidewalls of such trenches are coated with an insulator, usually silicon dioxide, and the remaining portion of trench opening, if any, is filled with a filler, usually polycrystalline silicon. Diffused PN junctions can also be used for lateral isolation.

Additionally, silicon-on-insulator technology using very thin films offers special advantages for submicron devices. Scaling bulk devices tends to degrade their characteristics because of small-geometry effects such as punch-through, threshold voltage shift, and subthreshold-slope degradation. The use of silicon-on-insulator devices suppresses these small-geometry effects. Therefore, even in the submicron VLSI domain, silicon-on-insulator technology can offer even higher device performance over bulk technology, along with the inherent advantages of silicon-on-insulator.

Silicon-on-insulator substrates may be fabricated in various ways: a crystalline silicon layer may be formed over an existing oxide layer either by laser or strip heater recrystallization of polysilicon deposited on the oxide, or by selective epitaxial silicon growth over the oxide. However, the quality of such a silicon layer is generally inferior to that normally associated with bulk silicon. Other approaches entail forming an oxide layer beneath an existing high quality silicon layer, either by oxidizing a buried porous silicon layer or by oxygen ion implantation; however, such oxide is low quality, and the silicon top layer may be damaged during the oxide layer formation.

Another approach to silicon-on-insulator is wafer bonding, as described by J. Lasky et al., "Silicon-On-Insulator (SOI) by Bonding and Etch-Back," 1985, IEDM Tech. Deg., 684. This wafer bonding process proceeds as follows: a lightly doped epitaxial layer of silicon is grown on a heavily doped silicon substrate, oxide is thermally grown on the epitaxial layer, a second lightly doped silicon substrate is thermally oxidized, and the two oxidized surfaces are pressed together. See FIG. 1a. The pressed together wafers are inserted into an oxidizing atmosphere at 1100°C to bond them, as illustrated in FIG. 1b. Lastly, a preferential etch is used to remove the heavily doped substrate, leaving the thin, lightly doped epitaxial layer above the bonded thermally grown oxides, which are now on the second substrate, as shown in FIG. 1c. The resulting thin silicon layer above the thermally grown oxide is of high quality; the oxide also retains its quality and may be either thick, as might be desired for CMOS or high voltage devices, or thin, as might be desired for shared element applications. FIG. 1d heuristically illustrates trench isolation with polysilicon-filled trenches isolating MOSFET and bipolar devices.

Conceptually, this process may meet all the desired goals for the ultimate silicon-on-insulator material: a specular finished crystalline silicon layer without dislocations and a back interface with the insulator of quality equal to the interface of thermally grown silicon dioxide

on silicon, both the crystalline silicon layer and the insulator being of variable thickness.

Another wafer bonding method, illustrated in FIGS 2a-c and described in U.S. Patent No. 5,362,667, proceeds as follows: Beginning with a device wafer having a lightly doped epitaxial layer on a heavily doped substrate and a handle wafer with a thick (4,000 Å) oxide layer, activate the device wafer surface with an acid or peroxide wash to enhance hydroxyl group formation. Place a drop of oxidant such as water plus hydrogen peroxide on the oxide, and squeeze the wafers together. See FIG. 2a. The drop of oxidant has a volume in the range of 0.8 to 8.0 microliters per square inch of wafer surface. After drying the squeezed wafers at room temperature for a day, heat them to 1150° C for two hours, which causes oxidation of the device wafer and formation of silicon-oxygen bonds to fuse the wafers. See FIG. 2b. Lastly, grind and etch the device wafer to expose the epitaxial layer, which completes the silicon-on-insulator substrate, as shown in FIG. 2c. For applications that require a thick (10-60  $\mu\text{m}$ ) silicon-on-insulator layer and a thicker (e.g., 4  $\mu\text{m}$ ) bottom oxide but allow some tolerance in the layer thickness, a slightly simpler process, where a uniformly lightly doped device wafer is thinned by grinding and polishing, can be used.

Bonded wafers, however, have problems of high temperature bonding that lead to film stress and delamination. Also, because oxides are poor diffusion barriers to mobile ions such as sodium, bonded wafers with silicon dioxide buried layers are susceptible to contaminant diffusion. Contaminants introduced during the bonding process can easily diffuse to the device layer interface, resulting in electrical instability.

#### Summary of the Invention

The present invention is directed to a silicon-on-insulator integrated circuit that comprises a handle die, a substantially continuous and unbroken silicide layer over the handle die, and a substantially continuous and unbroken first dielectric layer overlying one side of the silicide layer. A device silicon layer having an upper surface overlies the first dielectric layer, and a second dielectric layer on the handle die underlies the opposite side of the silicide layer. Interconnected transistors are disposed in and at the upper surface of the device silicon layer.

Also in accordance with the present invention is a silicon-on insulator integrated circuit that includes a handle die and a first dielectric layer formed on the handle die. A substantially continuous and unbroken silicide layer is formed on the first dielectric layer; the silicide layer has a controlled resistance and provides a diffusion barrier to impurities. A substantially

continuous and unbroken second dielectric layer is disposed between the silicide layer and a device silicon layer, and trenches extend through the device silicon layer and silicide layer and separate the device silicon layer into islands, each having an underlying continuous silicide area. Interconnected transistors are disposed in and at an upper surface of the device silicon layer.

The present invention is further directed to a bonded wafer integrated circuit that comprises a handle die and a homogeneous silicide layer bonded to the handle die. A device layer is bonded to the silicide layer, and interconnected transistors are disposed in and at a surface of device layer. The silicide layer comprises bonding material that differs from material in the portion of the handle die adjacent the silicide layer and also differs from material in the portion of the device layer adjacent the silicide layer.

The present invention provides silicon-on-insulator bonded wafer processing with the features of (1) relatively low temperature bonding by the use of low temperature, about 500-800°C metal silicidation reactions for bonding; (2) better stress compensation by providing materials in the bonding zone that will produce silicides with coefficients of thermal expansion closely matched to those of the substrate wafers and buried dielectric layers, thereby reducing warpage; (3) limiting contaminant migration by means of a bonding zone that provides a barrier to diffusion of mobile contaminants; (4) simultaneously producing a buried doped layer in the silicon during the bonding process; (5) a conductive, dielectrically-isolated layer at the bonding zone; and (6) a thermally conductive layer at the bonding zone

#### Brief Description of the Drawings

FIGS. 1a-d illustrate in cross-sectional elevation views known wafer bonding methods.

FIGS 2a-c illustrate in cross-sectional elevation views a further wafer bonding method.

FIGS. 3a-g are cross-sectional elevation views of a first preferred embodiment of a wafer bonding method of the present invention.

FIGS. 4a-d are cross-sectional elevation views of a second preferred embodiment of a wafer bonding method of the invention.

FIGS 5a-b show in cross-sectional elevation views a third preferred embodiment of a wafer bonding method of the invention.

FIG. 6 is a cross-sectional elevation view of a bonded wafer with diamond buried dielectric in accordance with the present invention.

## Detailed Description of the Invention

### Silicidation bonding

FIGS. 3a-f illustrate in cross-sectional elevation view a first preferred embodiment method of silicon-on-insulator bonded wafer processing.

5 (a) Begin with a four-inch diameter 500  $\mu\text{m}$ - thick silicon device wafer 302 and a comparable diameter 500- $\mu\text{m}$  thick silicon handle wafer 312. Device wafer 302 has the doping type and resistivity (e.g., N type and 20 ohm-cm resistivity) desired for eventual device fabrication. Thermally oxidize device wafer 302 to form oxide layer 316. Oxide 316 will become the bottom oxide, so the oxide is grown to the desired bottom oxide thickness, e.g.,  
10 about 2-4  $\mu\text{m}$ . Alternatively, diamond or silicon nitride ("nitride") can be deposited on device wafer 302 to form the buried dielectric layer 316. A diamond thin film 316 can be deposited by a chemical vapor deposition (CVD) reaction of methane and hydrogen, and a nitride thin film can be deposited by decomposition of silane and ammonia

15 Deposit a 500-angstrom thick polysilicon layer 317 on oxide (or other dielectric) 316, or deposit a thicker polysilicon layer and polish it down to 500 angstroms. Then deposit a 500-1000- angstrom thick layer platinum 318 on polysilicon 317; see FIG. 3a. The polysilicon layer can be deposited by silane decomposition, the platinum layer by sputtering. Handle wafer 312 only has native oxide on its surfaces.

20 (b) Press handle wafer 312 and device wafer 302 together, and heat them to 500° C in a 2-6 hour furnace cycle with a nitrogen or forming gas ambient. This drives platinum 318 to react with silicon 312 and polysilicon 317 to form platinum silicide, PtSi and thereby bind the wafers together. Native oxide on handle wafer 312 dissolves in the PtSi and does not prevent the silicidation. This low temperature bonding depends upon the silicidation reaction and not on thermal oxidation as in the process depicted in FIGS. 2a-c. See FIG. 3b showing PtSi layer  
25 315. The platinum forms silicon-platinum bonds with both device wafer silicon 312 and polysilicon 317. The deposition of polysilicon 317 on oxide (or other dielectric) 316 had previously formed silicon-oxygen (or silicon-carbon or silicon-nitrogen) bonds and bound polysilicon 317 to oxide (dielectric) 316. The silicidation of polysilicon 317 retains these silicon bonds and thus binds device wafer 302 to handle wafer 312 through silicon/silicide and  
30 silicide/dielectric interfaces. The silicon-platinum bond-forming reaction basically is:





Bonded zone PtSi 315 has a thickness of approximately 600-1000 angstroms.

(c) After bonding, remove the bulk of device wafer 302 by grinding, lapping, and polishing to leave the desired device island thickness, e.g., 35-40  $\mu\text{m}$ . This thinning of device wafer 302 proceeds without any etch stop, so the final thickness of device wafer 302 depends upon process control. See FIG. 3c. The use of an etchstop permits much smaller device island thicknesses, e.g., about 1  $\mu\text{m}$ .

(d) Deposit mask oxide 326 on device wafer 302 to a thickness of about 4  $\mu\text{m}$ . PtSi is stable up to 550° C, so thermal oxidation cannot be used. However, other refractory metals such as cobalt and nickel form silicides that are stable to above 900° C, so thermal oxidation can be used with bonding by such silicides. Mask oxide 326 is used as a trench etch mask; see FIG. 3d. Thermal oxidation will also grow oxide 314 on the backside of handle wafer 312.

(e) Print a trench pattern into photoresist spun onto mask oxide 326. Note that for thermal oxidation, the bottom oxide (or other dielectric) 316 (4  $\mu\text{m}$ ), the mask oxide 326 (4  $\mu\text{m}$ ) and the backside oxide 314 (4  $\mu\text{m}$ ) are all fairly closely matched in thickness during the photoresist patterning, and bond silicide layer 315 is fairly thin. This provides a rough stress balance and limits warpage of the bonded wafers. Alternatively, with PtSi or other silicide with limited temperature stability and deposited mask oxide, the process temperature cycling has had limited excursions, so warpage is not as great a problem. Use the patterned photoresist as etch mask to wet etch (HF) the trench pattern in oxide 326; then strip the photoresist and use the patterned oxide 326 to plasma reactive ion etch (RIE) device wafer 302 to form silicon islands 322, 323, ... on oxide layer 316. This etch stops on oxide or other dielectric 316; see FIG. 3e.

(f) Strip patterned oxide 326 with a wet etch, which also removes the remaining backside oxide 314 on the back of handle wafer 312. Then thermally grow or conformally deposit (depending on silicide thermal stability) oxide to a thickness of 4  $\mu\text{m}$  to form isolation oxide 336 on the sides of islands 322, 323, ... This also forms 4  $\mu\text{m}$  of oxide 338 on the island surfaces and 4  $\mu\text{m}$  of backside oxide 346 on handle wafer 312. Next, deposit polysilicon 348 to fill the trenches. Lastly, planarize to remove the polysilicon except from the trenches; see FIG. 3f. Note that again the island surface oxide 338, bottom oxide 316, and backside oxide 346 all have about the same thickness (4  $\mu\text{m}$ ), which limits warpage resulting from stress differentials.

(g) Fabricate devices in the silicon islands. The particular fabrication steps used will

depend on the types of devices, interconnection structure, and insulations desired and can include oxide growth and deposition, photoresist patterning, wet and dry etches, diffusions and implants, various material depositions such as polysilicon and nitride, epitaxial layer growth, deposition of various metals such as aluminum and tungsten, and chemomechanical polishing. FIG. 3g schematically shows in expanded cross-sectional elevation view a partially completed MOSFET in island 322, which would be just one of thousands of such devices in an integrated circuit fabricated on the bonded wafer.

An advantage of silicon-on-insulator integrated circuits with devices overlying bottom oxide (or other dielectric) 316 plus bond PtSi (or other silicide) layer 315 rather than just bottom oxide layer 316 alone includes extra charge dissipation along silicide layer 315, better thermal dissipation in the case of diamond films 316 along silicide 315, and a silicide diffusion barrier to prevent contaminants from diffusing upward from the handle wafer or bonding zone. In addition, these integrated circuits can be produced on wafers that have much lower thermal budgets as a result of the low temperature wafer bonding or silicidation. This results in less inherent stress, especially in the case of diamond films 316, and less dopant and contaminant diffusion.

#### Dielectrically isolated silicidation bonding

FIGS. 4a-c illustrate in cross-sectional elevation view a second preferred embodiment method of bonded wafer processing.

(a) Begin with a six-inch diameter 600- $\mu\text{m}$  thick silicon device wafer 402 and a comparable diameter 600- $\mu\text{m}$  thick silicon handle wafer 412. Device wafer 402, which has the doping type and resistivity, including any buried layer doping, desired for eventual device fabrication, has a 500-angstrom thick, substantially continuous and unbroken thermal oxide layer 406, a 500-angstrom thick polysilicon layer 417, and a 1000-angstrom thick cobalt layer 418 on its bonding surface. Thermally oxidize handle wafer 412 to form oxide layers 416 and 413. Oxide 413 will become the bottom oxide, so the oxide is grown to the desired bottom oxide thickness, e.g., 3  $\mu\text{m}$ . Again, alternative bottom dielectrics can be deposited: diamond, nitride, oxynitride, multiple layers of different dielectrics, and so forth. Oxide 416 provides stress compensation to restrain warpage. Deposit a 500-angstrom thick polysilicon layer 414 on oxide (dielectric) 413; see FIG. 4a. The deposition of polysilicon can be by silane decomposition, the deposition of cobalt by sputtering.

(b) Press handle wafer 412 and device wafer 402 together, and heat them to 800° C in a 2-6 hour furnace cycle with a nitrogen or other inert ambient. This drives cobalt 418 to react with polysilicon 414 and polysilicon 417 to form a substantially continuous and unbroken layer of cobalt silicide,  $\text{CoSi}_2$  and thereby bind the wafers together. This low temperature bonding depends upon the silicidation reaction and not on thermal oxidation, as in the process represented by FIGS. 2a-c. See FIG. 4b showing  $\text{CoSi}_2$  layer 315. The cobalt forms silicon-cobalt bonds with both polysilicon 414 and polysilicon 417. The deposition of polysilicon 417 on oxide 406 had previously formed silicon-oxygen bonds and bound polysilicon 417 to oxide 406; similarly, polysilicon 414 is bound to oxide 413. The silicidation of polysilicon 414 and 417 retains these silicon/oxygen bonds and thus binds device wafer 402 binds to handle wafer 412 through silicon/oxide and silicide/oxide interfaces. Bonded zone  $\text{CoSi}_2$  415 has a thickness of about 600-1000 angstroms. Note that cobalt forms the silicide in preference to reducing the oxide by  $\text{SiO}_2 + \text{Co} \rightarrow \text{Si} + \text{CoO}_2$ .

(c) After bonding, remove the bulk of device wafer 402 by grinding, lapping, and polishing to leave the desired device island thickness, e.g., 20  $\mu\text{m}$ . This thinning of device wafer 402 proceeds as in the first preferred embodiment, as does subsequent device fabrication. Because thermal oxide 406 is quite thin, the trench etch will remove it, and the exposed  $\text{CoSi}_2$  can then also be removed. Then a trench sidewall oxidation plus conformal oxide deposition will isolate the substantially continuous and unbroken  $\text{CoSi}_2$  layer under each silicon island between the trenches; see FIG. 4c.

The structure of the second preferred embodiment has the advantage that  $\text{CoSi}_2$  layer 415 can act both as a resistor under each silicon island and as a diffusion barrier for impurities diffusing out of bottom oxide (dielectric) 413 during processing. Thin thermal oxide 406 provides the electrical isolation of  $\text{CoSi}_2$  415 from its silicon island. Such buried resistors help in three-dimensional integration by allowing vertical integration, thus providing smaller die geometries. FIG. 4d illustrates the use of  $\text{CoSi}_2$  as a resistor stacked directly below the silicon island. In particular, contacts to  $\text{CoSi}_2$  415 can be made by another trench etch that stops on the silicide, followed by oxidation of trench sidewalls and filling with a metal plug 420 such as tungsten. This resistor contact formation may be most convenient with thin silicon islands; that is, when silicon 402 is about 2  $\mu\text{m}$  or less in thickness. The resistance of such resistors can be adjusted by varying the silicide thickness/composition or silicon island size. The structure illustrated in FIG. 4d shows a single transistor, but those skilled in the art will appreciate that

further transistors can be formed in and on the surface of the device silicon layer and that such transistors can be connected together.

Silicidation plus oxidation bonding


FIGS. 5a-b illustrate in cross-sectional elevation view a third preferred embodiment of the bonded wafer processing method of the invention..

(a) Begin with a six-inch diameter 600- $\mu\text{m}$  thick silicon device wafer 502 and a comparable diameter 600- $\mu\text{m}$  thick silicon handle wafer 512. Device wafer 502, which has the doping type and resistivity desired for eventual device fabrication, has a 500-angstrom thick thermal oxide layer 506, a 500-angstrom thick polysilicon layer 517, and a 1000-angstrom thick tungsten layer 518 on its bonding surface. Thermally oxidize handle wafer 512 to form oxide layer 513. Oxide 513 will become the bottom oxide, so the oxide is grown to the desired bottom oxide thickness, e.g., 2  $\mu\text{m}$ . Deposit a 500-angstrom thick polysilicon layer 514 on oxide 513. The deposition of polysilicon may be by silane decomposition, the deposition of tungsten by sputtering. Place drop 505 of oxidizing aqueous bonding solution of  $\text{HNO}_3$  and  $\text{H}_2\text{O}_2$  on polysilicon 514; see FIG. 5a. Drop 505 consists of 20% by volume of a 67%  $\text{HNO}_3$  solution and 80% by volume of a 30%  $\text{H}_2\text{O}_2$  solution. Drop 505 has a volume of about 0.05 cc, corresponding to about 4.0 microliters per square inch of wafer surface, and theoretically will spread out to a layer with a thickness (if uniform) of 6  $\mu\text{m}$  on polysilicon 514. Note that drop 505 wets the surface of polysilicon 514. A drop volume in the range of 4 to 10 microliters per square inch of wafer surface leads to good bonding.

Other components can be included in the bonding solution. For example, in addition to  $\text{HNO}_3$ , drop 505 can include radiation hardening dopants that will remain, at least in part, at the silicon interface during bonding. Dopants such as  $\text{HF}$ ,  $\text{H}_2\text{S}$ , and  $\text{POCl}_3$  will generate electronegative dopants to neutralize radiation-generated positive charges as they arise. Oxidizers such as dichromate plus electronegative dopants can provide both low temperature bonding and radiation hardening. Alternatively, a high temperature bonding agent such as  $\text{H}_2\text{O}_2$  together with electronegative dopants can provide a doped oxide bonded zone that includes radiation hardening.

(b) Press handle wafer 512 and device wafer 502 together with drop 505 of first preferred embodiment oxidizer on the surface of polysilicon 514. The pressed together wafers, after being allowed to dry for 24 hours, are heated to 900°C in a 2-6 hour furnace cycle with

an oxidizing ambient. This drives polysilicon 517 to react with tungsten 518 to form tungsten silicide,  $\text{WSi}_2$ , and drives oxidizer 505 to react with polysilicon 514 to form silicon oxynitrides ("nitrox"). The tungsten also reacts with the nitrox, thereby binding the wafers if polysilicon 514 is consumed. See FIG. 5b. The tungsten forms tungsten-silicon bonds, the nitrate forms both silicon-oxygen and silicon nitrogen bonds, and the water evaporates. The reactions basically are:



The oxidizer in drop 505 oxidizes the portion of polysilicon 514 not consumed by the silicidation. This creates a bonded zone with a mixture of nitrox 519 connecting bottom oxide 513 plus handle wafer 502 to silicide 515 plus oxide 506 and device wafer 502. Bonded zone nitrox 519 has a thickness of about 500-860 angstroms, and silicide layer 515 has a thickness of about 800-1000 angstroms. Of course, increasing the ratio of  $\text{HNO}_3$  to  $\text{H}_2\text{O}_2$  in oxidizer drop 505 will increase x and decrease y and somewhat increase the thickness of bonded zone nitrox 315; decreasing the ratio has a converse effect. If there is a shortage of polysilicon, then the oxidizer oxidizes the silicide:



(c) After bonding, remove the bulk of device wafer 502 by grinding, lapping, and polishing to leave the desired device island thickness and fabricated devices, as with the first preferred embodiment. As with the second preferred embodiment, the silicide layer can be isolated under each silicon island and thereby form a buried resistor. The resistance of such resistors can be adjusted by varying the thickness of the polysilicon and tungsten (or other metal) layers in the initial wafers and/or the size of each of the device islands.

#### Method with silicides

The fourth preferred embodiment method of bonded wafer processing follows the steps of any of the first three preferred embodiments but replaces the metal (platinum, cobalt, and tungsten) with a silicide (or metal plus silicide mixture) that can further react with silicon, for example, the reaction of  $\text{TiSi}$  and  $\text{Si}$  to form  $\text{TiSi}_2$ . Again, the buried dielectric can be, for example, diamond, nitride, nitrox, and multilayered.

### Diamond buried dielectric

FIG. 6 shows a cross-sectional elevation view of a buried diamond structure in which device wafer 602 has diamond film 613 grown, polysilicon then deposited on the diamond, and platinum deposited on the polysilicon. The polysilicon and the handle wafer silicon both react with the platinum to form PtSi 615 to bind the wafers at 500 °C, as in the first preferred embodiment. Diamond 613 requires low temperature bonding in order to avoid warpage, and the lack of any oxide layers provides high thermal conductivity from devices in device wafer 602 through diamond insulator 613 and bonding silicide 615 and into handle wafer 612. Diamond 613 and silicide 615 also provide lateral spreading of heat and limit hot spots in device wafer 602. The trench isolation in FIG. 6 includes deposited oxide, again to avoid high temperature processing of diamond film 613, and polysilicon filling the trench. Devices such as the illustrative field effect transistor can be situated over buried layers that are formed simply by introducing dopants prior to the growth of diamond film 613; these dopants do not excessively diffuse during processing because of the small thermal budget used with diamond films. As shown in FIG. 6, the buried layer of device wafer 602 abuts the diamond first dielectric layer 613.

### Further Modifications and Variations

The preferred embodiments can be varied in many ways while retaining the feature of a silicidation reaction for bonding wafers. For example, metal and silicon, or other silicide precursors, can be on one of or both of the device and handle wafers that are brought together to be bonded. In addition, many different refractory metals form various silicides at various temperatures and with various temperature stability ranges. Thus, the type of dielectric and other materials involved and the processing steps to be used in device fabrication will determine thermal budgets and the choice of available silicides. For example, platinum is good for low temperature processing, whereas nickel and tungsten permit higher temperature processing. Also, some metals such as titanium, tantalum, and platinum easily dissolve or penetrate native oxides on wafer surfaces to form silicides, whereas cobalt is notorious for its resistance to silicidation in the presence of native oxides. Note that for many metals the metal migrates in the silicon to form silicides, but for tungsten the silicon migrates in the metal; this difference permits differing bonding zone reaction systems. Lastly, the metal can be chosen to minimize the differences between thermal coefficients of expansion of the silicide, dielectric,

and wafers.

Device characteristics

Devices and integrated circuits fabricated in silicon-on-insulator of the bonded wafers  
5 in accordance with the preferred embodiments of the present invention and then diced have the  
following beneficial properties:

(a) stress compensation due to incorporation of buried layers with closely matched  
thermal coefficients of expansion substrates and buried films

(b) layers that can function as diffusion barriers to limit the diffusion of mobile  
10 contaminants

(c) low temperature bonding that allows (i) dopants profiles in the device wafer from  
pre-bonding processing due to low thermal budgets of the silicidation bonding, and (ii) stress  
reduction and less warpage, especially for diamond dielectric

(d) buried layers that are dielectrically isolated and able to function as resistor films

(e) buried layers that can better dissipate thermal energy transferred through thermally  
15 conductive diamond films

The invention has been described in detail for the purpose of illustration, but it is  
20 understood that such detail is solely for that purpose, and variations can be made therein by  
those skilled in the art without departing from the spirit and scope of the invention, which is  
defined by the following claims.

**What Is Claimed:**

1. A silicon-on-insulator integrated circuit, comprising:
  - (a) a handle die;
  - (b) a substantially continuous and unbroken silicide layer over said handle die,
  - (c) a substantially continuous and unbroken first dielectric layer overlying one side of said silicide layer;
  - (d) a device silicon layer overlying said first dielectric layer, said device silicon layer having an upper surface;
  - (e) a second dielectric layer on said handle die underlying the opposite side of said silicide layer; and
  - (f) interconnected transistors in and at the upper surface of said device silicon layer.
2. The integrated circuit of claim 1 wherein said silicide layer comprises a diffusion barrier to impurities.
3. The integrated circuit of claim 1 further comprising:
  - (g) trenches extending through said device silicon layer and separating said device silicon layer into islands.
4. The integrated circuit of claim 1 wherein said device silicon layer includes doped buried layers abutting said dielectric layer.
5. The integrated circuit of claim 1 wherein said handle wafer comprises silicon and at least one of said dielectric layers comprises diamond.
6. The integrated circuit of claim 5 wherein both said dielectric layers comprise diamond.



7. A silicon-on insulator integrated circuit comprising:

- (a) a handle die;
- (b) a first dielectric layer formed on said handle die
- (c) a substantially continuous and unbroken silicide layer formed on said first dielectric layer, said silicide layer having a controlled resistance and providing a diffusion barrier to impurities;
- (d) a substantially continuous and unbroken second dielectric layer disposed between said silicide layer and a device silicon layer;
- (e) trenches extending through said device silicon layer and silicide layer and separating said device silicon layer into islands each with an underlying continuous silicide area; and
- (f) interconnected transistors in and at an upper surface of said device silicon layer.

8. The integrated circuit of claim 7 further comprising:

- (g) trenches extending through at least one of said islands to said underlying silicide area, said trenches having dielectric sidewalls and containing conductive material in contact with said silicide area.

9. The integrated circuit of claim 8 wherein said islands have a thickness no greater than about 2  $\mu\text{m}$ , and said conductive material is tungsten.

10. A bonded wafer integrated circuit comprising:

- (a) a handle die;
- (b) a homogeneous silicide layer bonded to said handle die;
- (c) a device layer bonded to said silicide layer; and
- (d) interconnected transistors in and at a surface of said device layer;

wherein said silicide layer comprises bonding material that differs from material in the portion of said handle die adjacent said silicide layer and which also differs from material in the portion of said device layer adjacent said silicide layer.

11. The integrated circuit of claim 10 wherein said device layer is silicon and includes doped buried layers abutting said homogeneous silicide layer and forming components of said transistors.

12. The integrated circuit of claim 10 wherein said bonding material in said homogeneous silicide layer is an electrical insulator and includes radiation-hardening dopants.

13. The integrated circuit of claim 10 wherein said handle die is silicon and includes a silicon dioxide portion adjacent said homogeneous silicide layer.

14. The integrated circuit of claim 10 wherein said homogeneous silicide layer comprises a diffusion barrier to impurities.

15. The integrated circuit of claim 10 wherein said device includes a layer of diamond adjacent said homogeneous silicide layer and a layer of silicon adjacent said diamond layer, said transistors being formed in and at a surface of said silicon layer.

16. The integrated circuit of claim 10 further comprising:  
(e) trenches extending into said device layer and separating a semiconductor layer of said device layer into islands that isolate each of said transistors.

17. The integrated circuit of claim 16 wherein said device layer includes a diamond layer adjacent to said homogeneous silicide layer, said trenches extending to but not through said diamond layer.

18. The integrated circuit of claim 16 wherein said homogeneous silicide layer is conductive, said trenches extend through said silicide layer to separate said silicide layer into buried layers between said islands and said handle die, and electrical contacts extend through said device layer to said buried layers.

## Abstract of the Disclosure

A silicon-on-insulator integrated circuit comprises a handle die, a substantially continuous and unbroken silicide layer over the handle die, and a substantially continuous and unbroken first dielectric layer overlying one side of the silicide layer. A device silicon layer having an upper surface overlies the first dielectric layer, and a second dielectric layer on the handle die underlies the opposite side of the silicide layer. Interconnected transistors are disposed in and at the upper surface of the device silicon layer. A silicon-on insulator integrated circuit includes a handle die and a first dielectric layer formed on the handle die. A substantially continuous and unbroken silicide layer is formed on the first dielectric layer; the silicide layer has a controlled resistance and provides a diffusion barrier to impurities. A substantially continuous and unbroken second dielectric layer is disposed between the silicide layer and a device silicon layer, and trenches extend through the device silicon layer and silicide layer and separate the device silicon layer into islands, each having an underlying continuous silicide area. Interconnected transistors are disposed in and at an upper surface of the device silicon layer. A bonded wafer integrated circuit comprises a handle die and a homogeneous silicide layer bonded to the handle die. A device layer is bonded to the silicide layer, and interconnected transistors are disposed in and at a surface of device layer. The silicide layer comprises bonding material that differs from material in the portion of the handle die adjacent the silicide layer and also differs from material in the portion of the device layer adjacent the silicide layer.




FIG. 1a  
(PRIOR ART)




FIG. 1b  
(PRIOR ART)




FIG. 1c  
(PRIOR ART)




FIG. 1d  
(PRIOR ART)




FIG. 2a




FIG. 2b




FIG. 2c




FIG. 3a




FIG. 3b




FIG. 3c




FIG. 3d




FIG. 3e




FIG. 3f




FIG. 3g







FIG. 4a






FIG. 4b






FIG. 5a




FIG. 5b




FIG. 6

**DECLARATION AND POWER OF ATTORNEY - JOINT**

As a below-named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I believe I am an original, first and joint inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled:

**BONDED WAFER PROCESSING WITH METAL SILICIDATION**

the specification of which is filed herewith.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

NONE

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, Section 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

NONE

**POWER OF ATTORNEY:** As a named inventor, I hereby appoint the following attorneys and agents with full power of substitution and revocation to prosecute this application and transact all business in the Patent and Trademark Office connected therewith:

Leslie J. Hart, Reg. No. 26,462; Charles C. Krawczyk, Reg. No. 22,453; William A. Troner, Reg. No. 32,316; Harry M. Fleck, Reg. No. 24,704; John L. DeAngelis, Reg. No. 30,622; Ferdinand Romano, Reg. No. 32,752; Joel I. Rosenblatt, Reg. No. 26,025; Carlton H. Hoel, Reg. No. 29,934.

The Patent and Trademark Office is requested to direct all mail and telephone calls to:

Worsham, Forsythe, Sampels  
& Wooldridge  
2001 Bryan Tower, Suite 3200  
Dallas, Texas 75201

Carlton H. Hoel  
(214) 979-3000

Declaration and Power of Attorney  
Page 2

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Name of Inventor: Jack H. Linn  
Citizenship: U.S.A.  
Residence and  
Post Office Address: 512 Southern Hills,  
Brevard County, Melbourne, Florida 32940

Signature: 

Date: 8/24/92

Name of Inventor: Robert K. Lowry  
Citizenship: U.S.A.  
Residence and  
Post Office Address: 403 South Palm Ave.,  
Brevard County, Melbourne Beach, Florida 32951

Signature: 

Date: Aug. 24, 1992

Name of Inventor: George V. Rouse  
Citizenship: U.S.A.  
Residence and  
Post Office Address: 360 Seabreeze,  
Brevard County, Indiatlantic, Florida 32903

Signature: 

Date: 24 Aug, 1992

Name of Inventor: James F. Buller  
Citizenship: U.S.A.  
Residence and  
Post Office Address: ~~255 Paradise Blvd., #3,~~ 10610 Morado Circle Apt. 1522  
~~Brevard County, Indiatlantic, Florida 32903~~  
Travis County, Austin, TX 78759

Signature: 

Date: 30 Aug, 1992